Negative conductance voltage gain enhancenient techniques which substantially increases the dc gain of an operational amplifier without degrading speed are discussed. Three hlly differential CMOS op anips using the negative conductance gain enhancement technique are presented. Simulations show that for a 0.35uni CMOS technology with a power supply of 3V. a dc gain of more than 94dB is achievable with the proposed aniplifiers.
INTRODUCTION
Op amps play an iniportant role in many analog and mixed-signal systems. As device feature sizes have been reduced. the realization of high-gain amplifiers with large Gain-BandwidthProducts (GBW) in processes with decreasing suppl~ voltages has become challenging.
With a very high dc gain needed for precision applications. two approaches for gain enhancement have receibed considerable attention for many years. One is based upon gain multiplication achieved by cascading two or more lower gain stages. Although high dc gains are achievable with cascading. tlie accompanying excess phase shift introduces serious compensation requireiiients which limit the higli frequency perfomiance of cascaded amplifiers in feedback applications. The second approach achieves gain enhancement by increasing tlie output impedance of a basic gain stage. This approach has proven most effective at achieving high gains and Iugh GBW with favorable power dissipation.
Thee approaches for output impedance enhancement have been used. One uses cascading and a second uses both cascoding and gain boosting [ I] . A third is based upon negative impedance compensation. Cascode topologies that exploit "stacking" of transistors were widely used in the past to achieve a lugli DC gain but they suffer from a linuted output swing. As the feature sizes are reduced into the deep submicron region. the supply voltages are also being decreased. As tlie supply voltage is reduced. a key limitation that arises is a significant reduction in the number of devices that can be stacked between the power supplj rails. For low supply processes. traditional gain enhancement techniques exploiting cascoding are becoming unviable. Very high gains are achievable with the gain-boostinglcascading approach [I] but this approach still requires one level of stacking of devices thereby making it challenging to operate with low supply voltages. The negative impedance compensation approach offers potential for the most gain enhancement with low power dissipation. low voltage operation and excellent high frequency perfomiance however. the technique is seldom used conuiiercially because of the high sensitivity of the gain to tlie negative compensating impedance inherent in existing negative impedance gain eldiancement schemes.
In this paper. we present three fully differential CMOS op anips and exploit the negative impedance gain enhancenient technique with an approach that significantly reduces tlie gain variability to the compensating impedance.
NEGATIVE IMPEDANCE GAIN ENHANCEMENT
The basic well-kiowi concept of gain enhancement bj negative impedance compensation is showi in Fig. 1 a. Negative resistor R,, is placed in parallel with the output impedance of tlie basic amplifier. It follows from the sinall signal equivalent circuit of Fig. 1 b that tlie dc gain of the amplifier is If R,, satisfies (2) . then the DC gain becomes. theoretically. infinite.
Since the DC gain enhancement approach does not introduce additional internal nodes. it does not adversely reduce (a) (b) Fig. 1 Basic concept of gain enhance by negative reijistance a ) Basic amplifier stage b) small sipal equivalent circuit the high-frequency response of the basic amplifier so wide bandwidth can be realized. Several researchers have proposed negative impedance gain enhancement circuits. One method of implementing the negative impedance discussed by Allstot is shown in Fig 2 [ 2 ] . It uses a cross-drain-coupled differential pair to generate the negative impedance. Assuming the circuit is symmetrical and matched. a small signal analysis of tlus circuit gives the gain equation Since the transconductance g,,, of each transistor is quite sensitive to temperature and process variations. any mismatches between g,, and g, , may cause tlie gain to vary draniatically or actually cause gain sign reversal. If tlie gain reversal occurs. the slage will operate as a cross-coupled latch. . Although it may appear from (3) that the major challenge for this gain enhancement technique requires matching of two transconductances. the larger challenge is actually to match a negative transconductance to the sum of a transconductance and several output conductance terms.
Nauta applied negative resistance to a simple inverter transconductor in order to increase the DC gain of the transconductor. [4-51. In the Nauta circuit. the negative resistance is generated by applying differential output signals to matched inverters. The negative resistance is proportional to I/Ag,. A DC gain of 46dB with a 1OV power supply was reported. In [6] , positive feedback was applied to generate an effective negative load conductance which is given by g,*A+gd,, where A denotes the amount of feedback applied to the gate. Although a gain of 80dB was reported in [6] with a 1OV power supply voltage. the gain-bandwidth-product is only 12MHz for a 5pF capacitor load. The structure in [6] requires a high frequency. high differential gain stage to achieve conductance cancellation. This gain stage introduces internal nodes and thus limits the high-frequency response of the amplifier.
These structures all share a common characteristic, a negative transconductance is used to compensate for positive output conductances andor transconductances and. in these approaches. achieving large gain enhancement requires the precise negative transconductance compensation for the positive output conductance.
The major drawback of using negative transconductance(-g,) to compensate for the output conductance gds is the inability to accurately match these terms thus making large gain enhancement difficult to achieve. Also. both g, and gds are sensitive to bias current. process and temperature but in much different ways [7] . Therefore. using a negative g, to compensate for the positive output conductance gds offers little potential for practical applications when very high dc gains are required.
Recently. a new negative impedance gain enhancement circuit was proposed that generates a negative conductance that is only the function of gds and is not related to g,,, [8]. Fig. 3 shows the concept of the negative conductance gain enhancement technique proposed by [SI. A PMOS transistor Mn is placed at the output of the basic amplifier. A low gain stage A is connected between the drain and the source of Mn. Transistor Mn is biased in the saturation region and its gate-source voltage is AC shorted. Body effects can be ignored if an n-well CMOS process is used. If the gain of the low gain stage A is larger than 1. then a negative conductance of (l-A).&= will be presented in parallel with the output conductance of the basic amplifier. The small signal dc gain ofthis circuit is given by the expression (4) If gd,l+&a = (A-l).&. the gain of the amplifier will be infinite.
A simulated DC gain of 83dB and a unit-gain bandwidth of 133MHz for a 2pF capacitor load were report in [8] . This technique significantly reduces the gain variability to the negative compensating impedance and offers potential to practically achieve a very large gain enhancement with low power supply voltages while maintaining a high gain-bandwidth-product. Fig. 4(a) shows the transistor-level schematic diagram of a single-stage fully differential operational amplifier designed using the negative conductance gain enhancement technique. The amplifier. designated as OAl. consists of the basic differential amplifier. the low gain stage Al. the negative gds generator transistors and the biasing circuits. The common-mode-feedback (CMFB) circuit is not shown in Fig. 4(a) . Transistor MI6 is Simulation results for an implementation in a 0 . 3 5~ CMOS process affirmed that Amplifier OAl can achieve a very high open-loop dc gain at a given operating point. The amplifier was siniulated in a closed-loop feedback configuration using an ideal feedback networh with a feedback factor p of %. Although the resultant feedback amplifier exhibited excellent settling performance for small input steps. it did not reach the 0.1% settling accuracy level for larger input steps because tlie dc gain of the amplifier OAl is signal level dependent. Due to the non-linearity of tlie basic differential stage and tlie low gain stage. the magnitude of the overall dc gain decreases when a large input step is applied.
FULLY DIFFERENTIAL CMOS OP A M P S
In order to reduce the gain sensitivity to the signal level. the modifications designated as OA2 and OA3 are shown in Fig. 5 and Fig. 6 were considered. In amplifier O M . the low gain stage was modified from the fully differential amplifier A1 to a singleended amplifier A2. Thus reduces the non-linearity of the low gain stage and will enhance the output signal range over which the overall gain remains very large. Correspondingly. the feedback amplifiers will achieve better settling performance for large input steps. The overall DC gain of the amplifier (11) can be derived as 
SIMULATION RESULTS,
Three op amps were designed in a C1.35uni CMOS process and simulated with HSPICE. BSIM I1 models were used and parasitic effects of all transistors were included in the simulation.
Without negative impedance compensaiion. the basic differential amplifier achieved a DC gain of only 42 dB. Fig. 7 shows the plot of overall open-loop AC response of the lligli gajli amplifiers OAl. OA2 and OA3. Simulation results indicated a DC gain of more than 94dB is achievable. The amplifiers have been simulated in a closed-loop feedback configuration using an ideal feedback network with a feedback factor of p of %. The settling behavior is measured by applying a differential step at the inputs vi+ and vi-. Fig. 8 structure using amplifiers OA2 and OA3 are shown in Fig. 9 and 
CONCLUSION
Three fast-settling low-voltage fully differential CMOS op amps using negative conductance voltage gain enhancement have been introduced. Simulation results showed more than 50dB of gain enhancement is achievable with these structures. With a single 3V power supply voltage. settling measurements for a unity gain feedback configuration with a feedback factor of % show a settling time of 7.111s to 0.1% settling accuracy for a 1.2V input step for an amplifier that dissipates 22mW of power.
